I. Introduction
A field -effect transistor is a voltage controlled variable resistor. Unlike bipolar transistor, the field effect (unipolar) transistor operates on electric conduction carried by majority carriers. For the structure of a double diffused Field Effect transistor the middle P region serves as a conductive channel [1] . Two ohmic contacts are made to the channel, one acting as a source to supply carriers and the other as the drain to collect carriers. Voltage V D is applied between source and drain. For drain made of P-type semiconductor, the drain is negatively biased with respect to the source [2] . MOSFET scalling is fundamental in improving its performance by enhancing its frequency and lowering power consumption [3] .
II. Theory and Equations
Considering regions AB as shown in diagram below, the action of resistance modulation takes place and represents the field effect transistor by an idealized structure. The middle P region that forms a conductive channel is only moderately doped as compared to the two n regions; therefore, the depletion (space charge) region extends almost entirely into the channel. As V G or V D or both are increased, depletion region widens, reducing the channel width. The progressive change in effective width of the channel is as shown below [4] . The diagrams of figure 2.2 show effect of the gate voltage V G on the width of the conduction channel for V G1 , V G2 and V G3 where V G1 <V G2 <V G3 . The conduction channel is bounded by the dashed lines. The channel is pinched off at the drain and the pinch-off point is moved toward the source end as V G is progressively increased.
Assuming uniform doping concentration N a in the P region, let -  x V be voltage at a point X in the channel. The depletion depth h is given by [5]      2 
Where Ż is the lateral dimension of the transistor structure. Realizing that 
Figure 1.2 shows I D -V D characteristics
The numbers for I D, V G and V D shows their magnitudes in typical field -effect transistor. The trans-conductance is further defined as 
III. Modeling And Simulation
This study was conducted through device simulation. It was concerned with investigating the effect of scaling MOSFET gate dimensions on the performance of the device. It is specifically intended to investigate the relationship between saturation drain current against saturation drain voltage at different scaling factors. Such issues are best investigated through simulation method. This method enables the researcher to manipulate the gate dimensions and study/observe the resulting effects. This simulation research design entails, inputting the parameters required, systematic manipulation of some characteristics and examination of the outcome. All simulations were done using MATHCAD software. NMOSFET with gate lengths 100Å, 65Å, 42.25Å, 27.27Å and 17.85 Å, gate widths 100Å and with oxide thickness of 2Å were studied. A gate length of 100 Å was chosen as a very large device and has been scaled by a factor of k, k 2 , k 3 , k 4 where k=0.65. The results obtained were then used to plot the graphs using ORIGIN lab software at. The transfer curves were then obtained at different drain voltages of 1-5V.
Assuming doping concentration N a in the P substrate region, the gate voltage (V G 
V. Conclusion
The MOSFET controls the drain current by controlling the population of charge carriers from the nchannel. When the gate is made more positive, it accumulates the majority carriers to a larger zone around the gate and this increases the current flow for a given value of VDS. Therefore, modulating the gate voltage modulates the current flow through the device [6] . This is evident in the characteristic curves for the device. It's also observed that for a MOSFET with large geometry the drain current is significantly small but can be increased by scaling down the device. This shows that there is a strong correlation between device dimensions and device performance. The shorter the length, the greater the driving ability because channel resistance is proportional to channel length. As a consequence performance of the MOSFET can be enhanced by downscaling. In-view of all this it requires the industry to intensify research of CMOS into an increasingly difficult manufacturing domain. However, there are many challenges to be faced as device dimensions become smaller, and therefore a method should be developed that will enable to compensate for this short channel effects.
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